 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| IDT74FST6800 10-BIT BUS SWITCH WITH PRECHARGED OUTPUTS INDUSTRIAL TEMPERATURE RANGE 10-BIT BUS SWITCH WITH PRECHARGED OUTPUTS FEATURES: * * * * IDT74FST6800 Bus switches provide zero delay paths Low switch on-resistance: 7 TTL-compatible input and output levels ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) * Available in QSOP, SOIC, and TSSOP packages The FST6800 belongs to IDT's family of Bus switches. Bus switch devices perform the function of connecting or isolating two ports without providing any inherent current sink or source capability. Thus they generate little or no noise of their own while providing a low resistance path for an external driver. These devices connect input and output ports through an n-channel FET. When the gate-to-source junction of this FET is adequately forwardbiased the device conducts and the resistance between input and output ports is small. Without adequate bias on the gate-to-source junction of the FET, the FET is turned off, therefore with no VCC applied, the device has hot insertion capability. The low on-resistance and simplicity of the connection between input and output ports reduces the delay in this path to close to zero. The FST6800 provides a 10-Bit TTL-compatible interface. The ON pin serves as the enable pin. When ON is high, A and B ports are isolated and B outputs are precharged to the BIASV voltage, through the equivalent of a 10K resistor. DESCRIPTION: FUNCTIONAL BLOCK DIAGRAM BIASV PIN CONFIGURATION ON A1 A2 A3 A4 A5 1 2 3 4 5 6 7 8 9 10 11 12 24 23 22 21 20 19 18 17 16 15 14 13 VCC B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 BIASV A1 B1 A6 A7 A8 A10 B10 A9 A10 GND ON QSOP/ SOIC/ TSSOP TOP VIEW The IDT logo is a registered trademark of Integrated Device Technology, Inc. INDUSTRIAL TEMPERATURE RANGE 1 (c) 2001 Integrated Device Technology, Inc. APRIL 2001 DSC-5519/1 IDT74FST6800 10-BIT BUS SWITCH WITH PRECHARGED OUTPUTS INDUSTRIAL TEMPERATURE RANGE ABSOLUTE MAXIMUM RATINGS(1) Symbol VTERM(2) TSTG IOUT Description Terminal Voltage with Respect to GND Storage Temperature Maximum Continuous Channel Current Max -0.5 to +7 -65 to +150 128 Unit V C mA PIN DESCRIPTION Pin Names A1-10, B1-10 ON BIASV I/O I/O I I Description Buses A, B Bus Switch Enable (Active LOW) BIAS Voltage NOTES: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 2. Vcc, Control, and Switch terminals. FUNCTION TABLE(1) ON L B1-10 A1-10 BIASV Description Connect Precharge CAPACITANCE(1) Symbol CIN CI/O Parameter Control Input Capacitance Switch Input/Output Capacitance Switch Off Conditions(2) Typ. 4 Unit pF pF H NOTE: 1. H = HIGH Voltage Level L = LOW Voltage Level NOTES: 1. Capacitance is characterized but not tested. 2. TA = 25C, f = 1MHz, VIN = 0V, VOUT = 0V. DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Following Conditions Apply Unless Otherwise Specified: Industrial: TA = -40C to +85C, VCC = 5.0V 5%, BIASV = 0 to VCC Symbol VIH VIL IIH IIL IO IOZH IOZL IOS VIK RON IOFF ICC Parameter Input HIGH Voltage Input LOW Voltage Input HIGH Current Input LOW Current Precharge Output Current High Impedance Output Current (3-State Output Pins) Short Circuit Current Clamp Diode Voltage Switch On Resistance (4) Test Conditions(1) Guaranteed Logic HIGH for Control Inputs Guaranteed Logic LOW for Control Inputs VCC = Max. VCC = Min., BIASV = 2.4V, VO = 0V VCC = Max. VCC = Min., VO = GND(3) VCC = Min., IIN = -18mA VCC = 4.75V, VIN = 0.0V ION = 64mA VCC = 4.75V, VIN = 2.4V ION = 15mA VCC = 0V, VIN or VO 4.5V VCC = Max., VI = GND or VCC VO = VCC VO = GND VI = VCC VI = GND Min. 2 -- -- -- 0.15 -- -- -- -- -- -- -- -- Typ.(2) -- -- -- -- -- -- -- 300 -0.7 -- -- -- 0.1 Max. -- 0.8 1 1 -- 1 1 -- -1.2 7 15 1 3 Unit V V A mA A mA V A A Input/Output Power Off Leakage Quiescent Power Supply Current NOTES: 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at VCC = 5.0V, +25C ambient. 3. Not more than one output should be tested at one time. Duration of the test should not exceed one second. 4. Measured by voltage drop between ports at indicated current through the switch. 2 IDT74FST6800 10-BIT BUS SWITCH WITH PRECHARGED OUTPUTS INDUSTRIAL TEMPERATURE RANGE POWER SUPPLY CHARACTERISTICS Symbol ICC ICCD Parameter Quiescent Power Supply Current TTL Inputs HIGH Dynamic Power Supply Current(4) Total Power Supply Current(6) VCC = Max. VIN = 3.4V(3) VCC = Max., Outputs Open Enable Pin Toggling 50% Duty Cycle VCC = Max., Outputs Open Enable Pin Toggling (Ten Switches Toggling) fi = 10MHz 50% Duty Cycle VIN = VCC VIN = GND VIN = VCC VIN = GND VIN = 3.4V VIN = GND Test Conditions(1) Min. -- -- Typ.(2) 0.5 30 Max. 1.5 40 Unit mA A/ MHz/ Enable mA IC -- 3 4 -- 3.3 4.8 NOTES: 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at VCC = 5.0V, +25C ambient. 3. Per TTL driven input (VIN = 3.4V). All other inputs at VCC or GND. 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations. 5. Values for these conditions are examples of Icc formula. These limits are guaranteed but not tested. 6. IC = IQUIESCENT + IINPUTS + IDYNAMIC IC = ICC + ICC DHNT + ICCD (fiN) ICC = Quiescent Current ICC = Power Supply Current for a TTL High Input (VIN = 3.4V) DH = Duty Cycle for TTL Inputs High NT = Number of TTL Inputs at DH ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL) fCP = Clock Frequency for Register Devices (zero for non-register devices) fi = Input Frequency N = Number of SwitchesToggling at fi All currents are in milliamps and all frequencies are in megahertz SWITCHING CHARACTERISTICS OVER OPERATING RANGE Following Conditions Apply Unless Otherwise Specified: Industrial: TA = -40C to +85C, VCC = 5.0V 5% Symbol tPLH tPHL tPZH tPZL tPHZ tPLZ Description Data Propagation Delay Ax, Bx to Bx, Ax(3,4) Switch Turn On Delay ON to Ax, Bx Switch Turn Off Delay ON to Ax, Bx(3) Condition(1) CL = 50pF RL = 500 Min.(2) -- 1.5 1.5 Typ. -- -- -- Max. 0.25 6.5 5.5 Unit ns ns ns NOTES: 1. See test circuit and waveforms. 2. Minimum limits guaranteed but not tested. 3. This parameter is guaranteed by design but not tested. 4. The bus switch contributes no propagation delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25 ns for 50 pF load. Since this time is constant and much smaller than the rise/fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch when used in a system is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side. 3 IDT74FST6800 10-BIT BUS SWITCH WITH PRECHARGED OUTPUTS INDUSTRIAL TEMPERATURE RANGE TEST CIRCUITS AND WAVEFORMS V CC 500 VIN Pulse Generator RT D.U.T . VOUT 7.0V SWITCH POSITION Test Open Drain Disable Low Enable Low Switch Closed Open 50pF CL 500 All Other Tests DEFINITIONS: CL = Load capacitance: includes jig and probe capacitance. RT = Termination resistance: should be equal to ZOUT of the Pulse Generator. Octal link Test Circuits for All Outputs DATA INPUT TIMING INPUT ASYNCHRONOUS CONTROL PRESET CLEAR ETC. SYNCHRONOUS CONTROL PRESET CLEAR CLOCK ENABLE ETC. tSU tH tREM 3V 1.5V 0V 3V 1.5V 0V 3V 1.5V 0V 3V 1.5V 0V Octal link LOW-HIGH-LOW PULSE tW HIGH-LOW-HIGH PULSE Octal link 1.5V 1.5V tSU tH Pulse Width Set-up, Hold, and Release Times ENABLE SAME PHASE INPUT TRANSITION tPLH OUTPUT tPLH OPPOSITE PHASE INPUT TRANSITION tPHL tPHL 3V 1.5V 0V VOH 1.5V VOL 3V 1.5V 0V Octal link DISABLE 3V 1.5V 0V 3.5V 0.3V tPHZ 0.3V 1.5V 0V VOH 0V Octal link CONTROL INPUT tPZL OUTPUT NORMALLY LOW OUTPUT NORMALLY HIGH SWITCH CLOSED tPZH SWITCH OPEN 3.5V 1.5V tPLZ VOL Propagation Delay Enable and Disable Times NOTES: 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH. 2. Pulse Generator for All Pulses: Rate 1.0MHz; tF 2.5ns; tR 2.5ns. 4 IDT74FST6800 10-BIT BUS SWITCH WITH PRECHARGED OUTPUTS INDUSTRIAL TEMPERATURE RANGE ORDERING INFORMATION IDT XX XX FST Temp. Range Device Type X Package SO Q PG 6800 Small Outline IC Quarter-size Small Outline Package Thin Shrink Small Outline Package 10-Bit Bus Switch with Precharged Outputs 74 -40C to +85C CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com for Tech Support: logichelp@idt.com (408) 654-6459 5 |
Price & Availability of IDT74FST6800
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |